Arthur Mwang'onda
  • About
  • Research
  • Articles
  • Publications
  • Projects
  • Contact

Open source

Projects

A mix of hardware (Verilog, SystemC), software, and experiments. Filter by category or browse all.

All(31)Hardware(8)Software(11)AI / ML(3)Other(9)

31 projects

  • FoodMonger repository

    FoodMonger

    JavaScript

    No description.

    Jun 2023
    View on GitHub
  • X-RAY-TB-MODEL repository

    X-RAY-TB-MODEL

    Jupyter Notebook

    Detecting tuberculosis from X-ray scan using pytorch

    Jun 2023
    View on GitHub
  • Adder repository

    Adder

    Jupyter Notebook

    This project generate the numbers in System C program and passed through in System Verilog program where addition takes place and provide results in the System C program

    Jun 2023
    View on GitHub
  • axiMemoryMapped_lab repository

    axiMemoryMapped_lab

    Verilog

    The focus of this lab is communication between master and slave components through an AXI memory- mapped protocol. Your task consists of designing modules and testbenches for the master component, the bus, and the two slave components.

    May 2023
    View on GitHub
  • SocClassAllMaterials repository

    SocClassAllMaterials

    Other

    No description.

    Apr 2023
    View on GitHub
  • arthur-blog repository

    arthur-blog

    Other

    No description.

    Mar 2023
    View on GitHub
  • docker_intro repository

    docker_intro

    CSS

    No description.

    Feb 2023
    View on GitHub
  • arthurnamz repository

    arthurnamz

    Other

    Config files for my GitHub profile.

    Dec 2022
    View on GitHub
  • FLIPFLOP repository

    FLIPFLOP

    C++

    Designing FlipFlop using System C

    Nov 2022
    View on GitHub
Previous1234Next
AboutResearchArticlesPublicationsProjectsContact

© 2026 Arthur Nathaniel Mwang’onda. All rights reserved.